An Exact Estimation Algorithm of Error Propagation Probability for Sequential Circuits
نویسندگان
چکیده
منابع مشابه
An Exact Algorithm for Computing the Same-Decision Probability
When using graphical models for decision making, the presence of unobserved variables may hinder our ability to reach the correct decision. A fundamental question here is whether or not one is ready to make a decision (stopping criteria), and if not, what additional observations should be made in order to better prepare for a decision (selection criteria). A recently introduced notion, the Same...
متن کاملAn Accelerated Error Back - Propagation Learning Algorithm
We propose a method for learning in multilayer perceptrons (MLPs). It includes new self-adapting features that make it suitable for dealing with a variety of problems without the need for parameter re-adjustments. The validity of our approach is benchmarked for two types of problems. The first benchmark is performed for the topologically complex parity problem with a number ofbinary inputs rang...
متن کاملPower Estimation for Sequential Logic Circuits
Recently developed methods for power estimation have primarily focused on combinational logic. In this paper, we present a framework for the eecient and accurate estimation of average power dissipation in sequential circuits. Switching activity is the primary cause of power dissipation in CMOS circuits. Accurate switching activity estimation for sequential circuits is considerably more diicult ...
متن کاملPower estimation for large sequential circuits
A power estimation approach is presented in which blocks of consecutive vectors are selected at random from a user-supplied realistic input vector set and the circuit is simulated for each block starting from an unknown state. This leads to two (upper and lower) bounds on the desired power value which can be quite tight (under 10% difference between the two in many cases). As a result, the powe...
متن کاملAliasing Probability Calculations in Testing Sequential Circuits
This paper focuses on testing sequential circuits using a simple form of signature analysis as a compaction technique. More specifically, the paper describes a systematic methodology for calculating the probability of aliasing when a randomly generated test input vector sequence is applied to a given finite state machine (FSM) and the final FSM output is used to verify the functionality of the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Transactions on System LSI Design Methodology
سال: 2012
ISSN: 1882-6687
DOI: 10.2197/ipsjtsldm.5.63